Abstract-Segmented dynamic element matching (DEM) encoders can be used in high-resolution digital-to-analog converters (DACs) to reduce nonlinear distortion that would otherwise arise from component mismatches while avoiding the high circuit complexity of non-segmented DEM encoders. This paper presents tree-structure segmented DEM encoders that have several advantages over prior segmented DEM encoders: they do not require digital adders, they have latencies that are linear rather than parabolic functions of the number of bits of DAC resolution, and they have lower hardware complexity than previously published architectures.
resolution, they offer reduced complexity compared to unityweighted DEM DACs [7] . Nevertheless, as shown in this paper, the complexity of previously published segmented DEM encoders retains a square or exponential dependence on B and a propagation delay proportional to B 2 . This paper presents adder-free, reduced-hardware-complexity segmented DEM encoders whose latencies are linear functions of the number of bits used to represent the DEM encoders' input sequences. Moreover, the proposed DEM encoders consist of digital sub-blocks, called segmenting and non-segmenting switching blocks, whose implementations are independent of the DEM DACs' resolutions and 1-bit DAC step-sizes, thereby simplifying the design process.
II. DEM DACS' OVERVIEW
Each sample of the f s -rate DEM DAC's input sequence, x[n], for n = 0, 1, 2, . . ., is interpreted as a numerical value in the set
(1) where M + 1 is the number of DAC input sequence levels and Δ is the minimum step-size of x [n] .
Let c i [n] be the two-level (0 or 1) input sequence to the ith 1-bit DAC, and let w be the largest integer not greater than w for any real number w. The output of the ith 1-bit DAC is
where
Δ i = K i Δ, K i is the weight of the 1-bit DAC, and e i (t) is called mismatch error because it represents the 1-bit DAC's pulse shape, timing, and amplitude errors caused by non-ideal circuit behavior. The 1-bit DAC weights are assigned such that K 1 = 1, K i ≥ K i−1 for i = 2, 3, . . . , N, and
In the return-to-zero 1-bit DACs normally used in DEM DACs, e i (t) is well modeled as
where e 1i (t) and e 0i (t) are periodic error functions of period T s = 1/f s that represent the error introduced by the ith 1-bit The DEM encoder sets each of its 1-bit output sequences to 0 or 1 such that
which ensures that, in the absence of mismatch error, the DAC output during the nth sample interval is
When implementing the DEM encoder, it is often convenient to map the sequence of DEM DAC input codewords, x [n] , to a sequence of non-negative integers,
where c OS is a constant that is greater than or equal to M/2 [7] . Therefore, without loss of generality, c[n] can be considered to be the DEM encoder's input sequence. An example of a 14-bit DEM DAC implementation for N = 30, M = 20 478, and 1-bit DAC weights
is shown in Fig. 1 . The DEM encoder consists of 29 digital switching blocks, labeled S k,r for k = 1, 2, . . . , 14, and r = 1, 2, . . . , 15, configured in a tree structure as shown in Fig. 2 [7] . The 11 switching blocks that are shaded in the figure are called segmenting switching blocks, and the other 18 switching blocks are called non-segmenting switching blocks. The top and bottom outputs of each segmenting switching block, S k,1 , are 
where α(t) and β(t) are the linear combinations of e 1i (t) and e 0i (t), hence, they are T s -periodic functions, and e DAC (t), called DAC noise, is a function of the 1-bit DAC mismatch errors and the switching sequences. Although the 1-bit DAC mismatch errors cause α(t) and β(t) to deviate from their ideal values of 1 and 0, respectively, these deviations do not introduce nonlinear distortion, thus they are tolerable in most applications.
Provided that the switching sequences are noise-like sequences that are zero mean, free of spurious tones, and uncorrelated with x[n], e DAC (t) has a noise-like structure that is free of spurious tones, and the DEM DAC does not introduce nonlinear distortion [7] .
III. SIMPLIFIED LOGIC FOR TREE-STRUCTURE SEGMENTED DEM ENCODERS
The hardware complexity of a given tree-structure DEM encoder depends on its numbers of segmenting and nonsegmenting switching blocks, and the switching blocks' hardware complexities. It generally increases with the number of unity-weighted 1-bit DACs [7] . Hence, bounds on the hardware complexity of DEM encoders are derived below considering the two complexity extremes: unity-weighted DEM DACs in which N = 2 B and all 1-bit DACs have unity weight, i.e., K N = 1, and fully-segmented DEM DACs in which N = 2B, [7] . Switching blocks directly connected to 1-bit DACs, e.g., the S 1,r switching blocks in Fig. 2 , have 1-bit outputs by design. It follows from (10) and (11) that each switching block input sequence requires one more bit than at least one of the corresponding switching block output sequences when represented as an unsigned binary word. According to (1) , (4), and (8), c[n] requires B + 1 bits if represented as an unsigned binary word for both unity-weighted and fully-segmented DEM DACs.
It can be thus verified by traversing a tree-structure DEM encoder from its outputs to its input that each switching block in the kth layer, i.e., each S k,r switching block in Fig. 2 , has a k + 1-bit input sequence. Moreover, any tree-structure DEM encoder's critical timing path consecutively traverses B switching blocks, one in each layer k. The encoder's latency can thus be shown to be proportional to B 2 + 3B if ripple carry adders are used, and at least to
for faster but more complex adder architectures such as prefix adders [9] . 1 As each S k,r switching block has a k + 1-bit input sequence, the number of digital gates required for it to implement (10) and (11) using binary adders is at least proportional to k + 1 [8] , [9] . In a unity-weighted DEM DAC, the DEM encoder consists of only non-segmenting switching blocks arranged in a binary tree [3] . At each layer k there are 2 B−k switching blocks so the number of digital gates in the DEM encoder is proportional to
In a fully-segmented DEM DAC, the DEM encoder consists only of one segmenting switching block per layer up to layer k = 2 and B non-segmenting switching blocks at layer k = 1. The number of digital gates necessary to implement the DEM encoder is proportional to
In the next sections, an encoding scheme for the switching blocks' input and output signals is presented that removes the need for adders, thereby reducing the DEM encoder hardware 1 These latency expressions represent upper bounds in that they were derived by adding the latencies of all the switching blocks; hence, their derivations implicitly assume that all the input bits of each switching block are valid before that switching block begins its calculations. complexity and latency. The proposed DEM encoder is described in the context of the DEM DAC example of Fig. 2 to simplify the explanation.
A. Adder-Free Segmenting Switching Blocks
The bottom output of each segmenting switching block, S k,1 , for k = 4, . . . , 14 is a three-level sequence c 1,15−k [n] restricted to the set of values {0, 1, 2} according to (10) . It can be represented by a 2-bit binary number interpreted according to the extra-LSB encoding scheme in [10] 
so that the extra LSB, c
, has an effective weight of −1. A conventional unsigned binary encoded number can be converted to a negative-extra-LSB encoded number by appending an extra zeroth bit and setting it low.
Whenever c k, 1 [n] is even, c 
which is generated by right shifting by 1 bit the k − 1 MSBs of c k, 1 [n] and setting c
is generated by right shifting by 1 bit the k − 1 MSBs of c k, 1 [n] and setting c For any real number w, let the fractional part of w be defined as {w} = w − w . Whenever c k, 1 [n] is odd, s k, 1 [n]= 0 and the top output of the S k,1 switching block is set to
by right shifting by 1 bit the k − 1 MSBs of c k, 1 [n] and setting c
Therefore, the negative-extra-LSB encoding enables each S k,1 segmenting switching block to perform the additions and subtractions in (10) without affecting the k − 1 MSBs of c k, 1 [n], which can be simply routed to the next switching block. The complete register-transfer level (RTL) view for adderfree segmenting switching blocks is shown in Fig. 3 , wherein the switching sequence generator is implemented as shown in Fig. 4 and sequences d k [n] for k = 4, 5, . . . , 14 well approximate white random processes that each take on values of 0 and 1 with equal probability and are independent of each other and x [n] .
It can be verified from (16) 1 [n] is instead set to 0.
As only the parity of c k, 1 [n] and d k [n] are used to determine both outputs of S k,1 adder-free segmenting switching blocks, only the two LSBs of c k, 1 [n] and the 1-bit d k [n] sequence are involved in the computation of each switching block output sequences. Hence each adder-free segmenting switching block can be implemented using the logic shown in Fig. 3 , with identical hardware complexity and latency, regardless of the number of bits of its input sequence, c k, 1 [n], and layer k to which it belongs.
B. Adder-Free Non-Segmenting Switching Blocks
An adder-free implementation of non-segmenting switching blocks S k,r for k = 2, 3, r = 1, 2, and k = 1, r = 1, . . . , 15 , was presented in [10] and is shown with notation compliant to [7] in Fig. 5 . The switching sequence generator in Fig. 5 is The extra-LSB encoding implemented for the bottom outputs of segmenting switching blocks S k,1 , for k = 4, . . . , 14, is used to represent the input and output sequences of each nonsegmenting switching block. The extra-LSB encoding [10] of the c k,r [n] sequence consists of k + 1 bits denoted c
From (11), each non-segmenting switching block adds or subtracts 1 from its input only when its input is odd. For odd inputs, only one between c 
C. Hardware-Efficient DEM Encoders
A hardware-efficient version of the DEM encoder in Fig. 2 that avoids conventional adders can be implemented using the switching blocks shown in Figs. 3 and 5 , and mapping the negative-extra-LSB representation of c 3,1 [n] as output of S 4,1 to its extra-LSB representation as input to S 3,1 . The DEM DAC input sequence x[n] is also to be mapped to the sequence c [n] according to (8) .
A necessary condition for any DEM encoder to ensure that the DAC noise has a noise-like structure regardless of the 1-bit DAC error pulses is that x[n] be restricted to avoid the smallest K N − 2 values and the largest K N − 2 values of (1) [7] . In the DEM DAC example of The offset c OS is added to the DEM DAC input sequence in two steps. First, it can be verified by recursively applying (10) for k = 4, 5, . . . , 14 that the addition of a 2048 offset to the nth DEM encoder input sample does not affect the operation of switching blocks S k,1 for k = 4, 5, . . . , 14. The offset, however, does affect the operation of S 3,1 by adding a one to its input sequence c 3,1 [n] .
As the top output of S 4,1 , c 3,1 [n] is represented by design in negative-extra-LSB notation so that
As an input to S 3,1 , c 3,
according to (21). An offset of 2048 is added to the DEM encoder input sequence, and the top output of S 4,1 is assigned as an input to S 3,1 by setting
so that (22) , and its numerical value is interpreted to be
The remaining offset of 2 13 in (8) The results presented in [7] and [10] imply that the s k,r [n] sequences for k = 1, 2, . . . , 14 and r = 1, 2, . . . , 15 are zeromean sequences that are free of spurious tones, have a highpass spectral shape with a zero-frequency null, and are uncorrelated with each other and x [n] . The results in [7] can be used to prove that e DAC (t) also has these properties and therefore the DEM DAC does not introduce nonlinear distortion.
By representing the input and output signals of each switching block according to (17) and (21), the DEM encoder in Fig. 6 does not require explicit adders, reducing the power consumption, required area, and propagation delay of both segmenting and non-segmenting switching blocks. For example, a conventional ripple-carry adder implementation of the DEM encoder in Fig. 2 would require 1303 digital gates, whereas the DEM encoder in Fig. 6 consists of 325 digital gates. As all switching blocks have similar hardware complexity, the number of digital gates that make up the proposed DEM encoder is, in general, simply proportional to the number of switching blocks in the encoder itself 
and 2B − 1, for unity-weighted and fully-segmented DEM DACs, respectively. As explained at the beginning of Section III, the DEM encoder's critical timing path traverses B switching blocks, and the number of digital gates in each switching block is independent of the layer k to which the switching block belongs. Hence, the latency of the proposed DEM encoder is a linear function of the number of bits, B, of DAC resolution.
